

TECH TAKE NVIDIA INSIGHTS: GPU COMPUTING LANDSCAPE FROM SOFTWARE TO HARDWARE.


Michael Lang

Solutions Architecture Manager - APAC South


June 29 2021

NVIDIA IS A FULL STACK COMPUTING PLATFORM

Amazing Innovation and Expansion of NVIDIA Ecosystem




EXPANDING UNIVERSE OF SCIENTIFIC COMPUTING



NVIDIA POWER WORLD'S FASTEST AND MOST EFFICIENT, AI SUPERCOMPUTERS



AMPERE ARCHITECTURE




3rd Gen Tensor Cores Faster, Flexible, Easier to use 20x AI Perf with TF32 2.5x HPC Perf




New Multi-Instance GPU Optimal utilization with right sized GPU 7x Simultaneous Instances per GPU



3rd Gen NVLINK and NVSWITCH Efficient Scaling to Enable Super GPU 2X More Bandwidth



2nd Gen RT Cores Up to 2X throughput of previous generation





Sparsity Harness Sparsity in Al Models 2x Al Performance

🔊 NVIDIA


ANNOUNCING NVIDIA A100 80GB

Supercharging The World's Highest Performing AI Supercomputing GPU






11X MORE HPC PERFORMANCE IN FOUR YEARS



Geometric mean of application speedups vs. P100: Benchmark application: Amber [PME-Cellulose_NVE], Chroma [szscl21_24_128], GROMACS [ADH Dodec], MILC [Apex Medium], NAMD [stmv_nve_cuda], PyTorch (BERT-Large Fine Tuner], Quantum Espresso [AUSURF112-jR]; Random Forest FP32 [make_blobs (160000 x 64 : 10)], TensorFlow [ResNet-50], VASP 6 [Si Huge] | GPU node with dual-socket CPUs with 4x NVIDIA P100, V100, or A100 GPUs.

3RD GENERATION MULTI-PRECISION TENSOR CORES IN A100

Greatest Generational Leap - 20X Volta




TF32 = Default Precision in TensorFlow, PyTorch, MXNet

8

NVIDIA A100 MULTI-INSTANCE GPU


Greatest Generational Leap - 20X Volta



Up To 7 hardware isolated GPU Instances per A100

Simultaneous Workload Execution With Guaranteed Quality Of Service

Right-sized GPU



A100 AVAILABLE VIA NVIDIA HGX A100 AND A100 PCIE

A100 PCIe



For Mainstream Servers

1-8 GPUs per server, optional NVLink Bridge between 2 GPUs

HGX A100 4-GPU



Scale-Up - Mixed AI & HPC

4 A100s, Fully Connected w/ shared NVLinks

HGX A100 8-GPU




Scale-up - Fastest Time-to-solution for AI

8 GPUs, Full NVLink B/W between all GPUs with NVSwitch

40GB option only

GPUs FOR EVERY VIRTUAL WORKLOAD

Expanding Workloads Drive The Need for Specialized Accelerators



Compute

Graphics

NVIDIA A30

Versatile Compute Acceleration for Mainstream Enterprise Servers

Purpose built for Inference and Flexible Enterprise Compute 20X T4 AI perf (A30 TF32 FLOPS vs T4 FP32)

Multi-Instance GPU Up to 4 concurrent instances per GPU (QoS)

Compute 3rd Gen Tensor cores, Fast FP64

High Bandwidth Memory Ultra-low latency

Power Efficient Excellent Perf/W

Sparsity Acceleration Further 2x speed up




	A30
GPU Architecture	NVIDIA Ampere
Multi-Instance GPU	4 instances @ 6GB each 2 instances @ 12GB each
GPU Memory	24GB HBM2
Memory Bandwidth	933 GB/s
Interconnect	PCIe Gen 4 (x16) 1x NVLINK Bridge
Form Factor	2 Slot FHFL
Max Power	165W
Schedule	Production


A30 DELIVERED APPLICATION PERFORMANCE - TRAINING AND HPC

AI TRAINING-UP TO 3X HIGHER THROUGHPUT THAN V100 AND 6X HIGHER THAN T4

HPC- 1.1X HIGHER THROUGHPUT THAN V100 AND 8X HIGHER THAN T4



BERT-Large Pre-Training (9/10 epochs) Phase 1 and (1/10 epochs) Phase 2, Sequence Length for Phase 1 = 128 and Phase 2 = 512, dataset = real, NGC[™] container = 21.03, 8x GPU: T4 (FP32, BS=8, 2) | V100 PCIE 16GB (FP32, BS=8, 2) | A30 (TF32, BS=8, 2) | A100 PCIE 40GB (TF32, BS=54, 8) | batch sizes indicated are for Phase 1 and Phase 2 respectively



Dataset: ReaxFF/C, FP64 | 4x GPU: T4, V100 PCIE 16GB, A30

ANNOUNCING NVIDIA GRACE

Breakthrough CPU Designed for Giant-Scale AI and HPC Applications



FASTEST INTERCONNECTS

>900 GB/s Cache Coherent NVLink CPU To GPU (14x) >600GB/s CPU To CPU (2x)


HIGHEST MEMORY BANDWIDTH

>500GB/s LPDDR5x w/ ECC >2x Higher B/W 10x Higher Energy Efficiency

NEXT GENERATION ARM NEOVERSE CORES >300 SPECrate2017_int_base est. Availability 2023

TURBOCHARGED TERABYTE SCALE ACCELERATED COMPUTING

Evolving Architecture For New Workloads



3 DAYS FROM 1 MONTH

Fine-Tune Training of 1T Model

REAL-TIME INFERENCE ON 0.5T MODEL Interactive Single Node NLP Inference

indwidth claims rounded to nearest hundred for illustration.

Performance results based on projections on these configurations Grace : 8xGrace and 8xA100 with 4th Gen NVIDIA NVLink Connection between CPU and GPU and x86: DGX A100. Training: 1 Month of training is Fine-Tuning a 1T parameter model on a large custom data set on 64xGrace+64xA100 compared to 8xDGXA100 (16xX86+64xA100)

ANNOUNCING THE WORLD'S FASTEST SUPERCOMPUTER FOR AI

20 Exaflops of AI

Accelerated w/ NVIDIA Grace CPU and NVIDIA GPU

HPC and AI For Scientific and Commercial Apps

Advance Weather, Climate, and Material Science





Hewlett Packard Enterprise





TECH TAKE NVIDIA INSIGHTS: GPU COMPUTING LANDSCAPE FROM SOFTWARE TO HARDWARE.

Gabriel Noaje, PhD

Senior Solutions Architect, NVIDIA APAC South

June 29, 2021


NVIDIA IS A FULL STACK COMPUTING PLATFORM

Amazing Innovation and Expansion of NVIDIA Ecosystem




NVIDIA IS A FULL STACK COMPUTING PLATFORM

Amazing Innovation and Expansion of NVIDIA Ecosystem




CUDA 11.4


Major Feature Areas



MINOR VERSION COMPATIBILITY




NVCC MULTI-TARGET PARALLEL COMPILATION



Parallel compilation for multiple architectures

NVIDIA HPC SDK


Now including NVIDIA HPC-X Communications Stack



Develop for the NVIDIA Platform: GPU, CPU and Interconnect Libraries | Accelerated C++ and Fortran | Directives | CUDA 7-8 Releases Per Year | Freely Available

GPU ACCELERATED MATH LIBRARIES IN CUDA 11

OVERVIEW OF NEW NVIDIA A100 FEATURES




TENSOR CORE SUPPORT IN MATH LIBRARIES


High-level overview of supported functionality by each library


	INT4		INT8		FP16		BF16		TF32		FP64
	Dense	Sparse	Dense	Sparse	Dense	Sparse	Dense	Sparse	Dense	Sparse	Dense
			~		~		~		~		
					~		 Image: A start of the start of		 		
					~		~		~		
CUSPARSE BLOCK-SPMM			\checkmark		\checkmark				 Image: A start of the start of		~
CUSPARSELE SpMM				 Image: A start of the start of		~		~		~	
CUTLASS Dense GEMM and SpMM	\checkmark	~	~	 Image: A start of the start of	~	~	~	 Image: A start of the start of	~	 	~
CUTLASS Convolutions	>		~		~		 		~		

cuBLAS

3rd GENERATION TENSOR CORES ADD SUPPORT FOR FP64 & NEW TYPE BF16 & COMPUTE TYPE TF32








cuSOLVER

TENSOR CORE ACCELERATED ITERATIVE REFINEMENT SOLVER (TCAIRS)




sizes ranging from 20k to 38k. Performance data is average of all cases and all runs were done on an NVIDIA A100 with cuSOLVER from CUDA Toolkit 11.0. FP16 cases were scaled to ensure matrix entries are within the type range

IMPROVED PERFORMANCE cuFFT

Updated performance and features since CUDA 11.0


- Optimized FFTs up to size 512 per dimension
- Improved C2C, R2C and C2R transforms
- bfloat16 support since 11.1.1
- Coming soon:
 - Optimized FFT sizes up to size 32768 per dimension
 - Improved decompositions for large FFT sizes (>16384) and 1D/2D/3D




DEVICE EXTENSION LIBRARIES

Enabling kernel fusion of high-performance numerical method implementations

- cuFFTDx: In Math Library EA Program
 - Retain and reuse of on-chip data
 - Inline FFTs in user kernel with sizes up to 32k (on A100)
 - Combine FFT operations
 - Expecting cuFFTDx GA release later this year
- Linear algebra device extensions
 - cuSOLVERDx with non-pivoting LU also in EA
 - cuBLASDx with GEMM and TRSM are upcoming



using namespace cufftdx





A100 Streaming Multiprocessor

EXPLOITING STRUCTURED SPARSITY WITH cuSPARSELt ON NVIDIA AMPERE ARCHITECTURE GPUS

Most recent update is available at https://developer.nvidia.com/cusparselt/downloads

- Provides easy access to 3rd generation Tensor Core Sparse MMAs on NVIDIA Ampere architecture GPUs to perform Sparse x Dense Matrix Multiplies
- cuSPARSELt provides essential utilities to easily create 50% sparse matrices that conform to the 2:4 non-zero entry requirements






MULTI-GPU cuFFT


Single-node multi-GPU improvements available with CUDA 11.2

- Improved strong scaling performance for small 2D/3D FFTs with size <512
- Up to 22 TFLOPS SP & 11 TFFLOPS DP of performance on a DGX A100 node for 2D/3D FFT transforms
- Maximum size per node increased to 3072 cubed 3D FFT (SP)
- Stream ordering/graph capturing added to multi-GPU plans
- Upcoming later this year: Multi-process API




cuSOLVER DISTRIBUTED MULTI-GPU LU SOLVER

Scalability on Top 5 supercomputers



- Supports standard 2D block cycling distribution of matrix and rhs between processes
- > 2.2X speed-up going from V100 to A100
- First release is planned to be part of HPC SDK in 1st half of 2021
- Early Access available by end of April <u>https://developer.nvidia.com/cudamathlibrarye</u> <u>a</u>
- Further performance improves to come after initial release

CUDA PYTHON



Distribution

- Source available on GitHub
- PIP & Conda packages
- Redistributable license

Bindings

Full coverage of and access to the CUDA host APIs from Python

Platforms

- Linux: x86_64, sbsa, ppc64le
- Windows: x86_64

INTRODUCING LEGATE

Accelerated and Distributed

A framework for programming large numbers of GPUs as if they were a single processor

Pass data between Legate libraries without worrying about distribution or synchronization requirements

Legate NumPy and Pandas aim to transparently scale existing Numpy and Pandas workloads

Legate Numpy and Legate Pandas available now and opensource!

import legate.numpy as np


```
def cg solve(A, b, tol=1e-10):
    x = np.zeros(A.shape[1])
    r = b - A.dot(x)
    p = r
   rsold = r.dot(r)
    for i in xrange(b.shape[0]):
        Ap = A.dot(p)
        alpha = rsold / (p.dot(Ap))
        x = x + alpha * p
        r = r - alpha * Ap
        rsnew = r.dot(r)
        if np.sqrt(rsnew) < tol:</pre>
          break
        beta = rsnew / rsold
        p = r + beta * p
        rsold = rsnew
        return x
```






ANNOUNCING NVIDIA CUQUANTUM

Researching the Computer of Tomorrow on the Most Powerful Computer Today






Build AI Faster, Deploy Anywhere



DO WHAT YOU DO BEST, FASTER



PERFORMANCE OPTIMIZED

Scalable

Updated Monthly

Better performance on the same system

DEPLOY ANYWHERE

Docker | cri-o | containerd | Sin Bare metal, VMs, Kuberner Multi-cloud, on-prem, hybrid

ENTERPRISE READY SOFTWARE

for CVEs, malware, crypto


Tested for reliability

Backed by Enterprise support

Control Control on Bx V100 (32GB) & A100 (40GB). Mixed Precision. Batch size: 104 (V100). 128 (A100). DLRM training with PyTorch on 1x V100 (32GB) & A100 (40GB). Mixed Precision. Batch size: 32,768. ResNet-50 v1.5 training with TensorFlow on 8x V100 (32GB) & A100 (40GB).

TLT WORKFLOW


Automatic Mixed Precision | Quantization Aware Training | Pruning



ANNOUNCING TLT 3.0 DEVELOPER PREVIEW



TRAIN CONVERSATIONAL AI MODELS Simplify training of complex ASR & NLP tasks




ACCELERATE TRAINING WITH AMPERE 10x speedup in training time


15 DOMAIN-SPECIFIC PRE-TRAINED MODELS Accelerate time to market



MULTI GPU & MULTI NODE TRAINING Speedup training time by 8x



NEW MODEL ARCHITECTURES




EASE OF USE EfficientNet, YOLOV4, Facial Landmark Detection, OCR A Unified TLT launcher to manage and orchestrate your workflow




17

QAT, Sparsity | CNNs, RNNs, MLPs, Transformers



To learn more, signup for the NVIDIA Developer Program from developer.nvidia.com/tensorrt




K86 CPU T4 GPU A100 GPU A100 MIG V100 GPU ARM CPU

Optimized for All Processors



Train | Adapt | Optimize



TRAIN

remework simplifies AI development

ADAPT & OPTIMIZE

Increase model accuracy with federated learning

Optimize with TensorRT

DEPLOY

Deploy from anywhere to everywhere

Effortless management and secure dep

NVIDIA TAO availability: 2H, 2021


CONVERSATIONAL AI-JARVIS








RETAIL ASSISTANTS 12M Retail Stores IN-CAR ASSISTANTS 75M New Cars per Year



Jarvis Client Applications

NVIDIA MEGATRON TRAINING FRAMEWORK FOR GIANT TRANSFORMERS


Train Multi-Trillion Parameter Models



https://developer.nvidia.com/blog/language-modeling-using-megatron-a100-gpu/


Data label: Model size (parameters) A few hundred iterations of model on # GPUs (x-axis) to estimate petaflops (not trained to convergence)

NVIDIA MERLIN END-TO-END ACCELERATED RECOMMENDER SYSTEM



46 🛛 📀 NVIDIA.


Open AI Compute Framework to Accelerate Cyber Ecosystem



A PLATFORM BUILT FOR THE FUTURE

Multi-layer for multiple audiences

- Cloud-native
- Multi-GPU Enabled
- Open standards for crossteam, tool and workflow collaboration, built on Pixar's USD
- Scalable computing to address all workloads
- ► Works on all NVIDIA RTX™ solutions, from laptops to data centers



ACCELERATE SCIENTIFIC DISCOVERIES WITH NVIDIA OMNIVERSE


ParaView Omniverse Connector

Import Assets from Various Sources


Real-time Collaboration Between Remote Teams

Photorealistic Scientific Visuals

Available Now in Open Beta





WHAT IS GPUDIRECT STORAGE?











Without GPUDirect Storage


With GPUDirect Storage

- Higher Bandwidth
- Lower Latency


Scaling up with GPUDirect Storage

Data Path

GDS provides 3x the bandwidth at 1/3 the CPU load and 1/3 the latency



•









NVIDIA DOCA Enabling Broad DPU Partner Ecosystem

Software application framework for BlueField DPUs DOCA is for DPUs what CUDA is for GPUs Protects developer investment for future DPUs Certified reference applications, APIs & partner solutions Rich partner ecosystem across industries and workloads



